



Sheet 1 of 1

Form PTO-1449

Docket No.
P01,0365Serial No.
10/040,395

Cheisan J. Yue et al.

Filing Date
January 7, 2002Group Art Unit
unknown

**INFORMATION DISCLOSURE CITATION
IN AN APPLICATION**
(use several sheets if necessary)

U.S. PATENT DOCUMENTS

Examiner's Initials		Document Number	Date	Name	Class	Subclass	Filing Date If appropriate
<i>SLR</i>	AA	5,965,912	10/12/99	Stolfa et al.			
<i>SLR</i>	AB	5,045,966	09/03/91	Alter			
<i>SLR</i>	AC	6,172,378 B1	01/09/01	Hull et al.			
	AD						
	AE						
	AF						

FOREIGN PATENT DOCUMENTS

		Document Number	Date	Country	Class	Subclass	Translation	RECEIVED
							Yes	
<i>SLR</i>	AG	EP 1 024 538 A1	08/02/2000	Europe				
	AH							
	AI							
	AJ							
	AK							
	AL							
	AM							
	AN							
	AO							
	AP							
	AQ							

OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)

<i>SLR</i>	AR	Mathi, "A SOI-CMOS Process for VLSI Technology", Navy Technical Disclosure Bulletin 10 (1984) Sept., No. 1, pgs. 117-121.
<i>SLR</i>	AS	Svelto et al., "A Three Terminal Varactor for RFIC's in Standard CMOS Technology", IEEE Transactions on Electron Devices, Vol. 47, No. 4, April 2000, pgs. 893-895.
	AT	
	AU	
	AV	
	AW	
	AX	

Examiner *Shisan J. Yue*Date Considered *12/22/05*

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

CHIV4008577.1

RECEIVED
MAY 20 2003
TECHNOLOGY CENTER 2800